

Claims

- [c1] 1. A memory device, comprising
 - a substrate;
 - a gate oxide layer, disposed on a surface of the substrate;
 - a gate, disposed on a portion of the gate oxide layer;
 - a buried drain line, located in the substrate beside both sides of the gate;
 - a spacer, disposed on sidewalls of the gate;
 - a deep doped region, located in the substrate below a part of the buried drain line, wherein the buried drain line and the deep doped region together form a bit line of the memory device;
 - an insulation layer, disposed above the bit line; and
 - a word line, disposed above the gate and the insulation layer, perpendicular to a direction of the bit line.
- [c2] 2. The memory device of claim 1, wherein the insulation layer is formed with silicon oxide.
- [c3] 3. The memory device of claim 1, wherein the spacer is formed with silicon oxide.
- [c4] 4. The memory device of claim 1, wherein the word line is formed with a material comprising polysilicon.
- [c5] 5. The memory device of claim 1, wherein the deep doped region is located in the substrate beside both sides of the spacer.
- [c6] 6. A fabrication method for a memory device, comprising:
 - forming a gate oxide layer on a substrate;
 - forming a bar-shaped conductive structure on the gate oxide layer, wherein a cap layer is formed on a top of the bar-shaped conductive structure;
 - forming a buried drain line in the substrate beside both sides of the bar-shaped conductive structure;
 - forming a spacer on sidewalls of the bar-shaped conductive structure and the cap layer;
 - forming a deep doped region in the substrate beside both sides of the spacer,

- [c15] 15. The method of claim 14, wherein removing the portion of the insulation material includes performing back etching or chemical mechanical polishing.
- [c16] 16. The method of claim 6, wherein forming the bar-shaped conductive structure and the cap layer comprises:
forming sequentially a conductive layer and a material layer on the gate oxide layer; and
patterning the material layer and the conductive layer to form the bar-shaped conductive structure and the cap layer.
- [c17] 17. The method of claim 6, wherein forming the spacer comprises:
forming a conformal silicon layer on the substrate; and
back-etching the conformal silicon oxide layer to form the spacer.